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Abstract
Coarse-grained reconfigurable architectures aim to 
achieve both goals of high performance and flexibility. 
However, existing reconfigurable array architectures 
require many resources without considering the specific 
application domain. Functional resources that take long 
latency and/or large area can be pipelined and/or 
shared among the processing elements. Therefore the 
hardware cost and the delay can be effectively reduced 
without any performance degradation for some applica-
tion domains. We suggest such reconfigurable array ar-
chitecture template and design space exploration flow 
for domain-specific optimization. Experimental results 
show that our approach is much more efficient both in 
performance and area compared to existing reconfigur-
able architectures. 
1    Introduction  
As the market pressure of embedded systems compels 
the designer to meet tighter constraints on cost, perform-
ance and power, the application specific optimization of a 
system becomes inevitable. On the other hand, the flexi-
bility of a system is also important to accommodate rap-
idly changing consumer needs. To compromise these 
incompatible demands, domain-specific design is focused 
on as a suitable solution for recent embedded systems. 
Coarse-grained reconfigurable architecture is the very 
domain-specific design in that it can boost the perform-
ance by adopting specific hardware engines but it can be 
reconfigured as well to adapt the different characteristics 
of each application. 
In this reason, many delicate coarse-grained reconfigur-
able designs are proposed [1]. Most of them comprise of 
a fixed set of specialized processing elements (PEs) and 
interconnection fabrics between them and the run-time 
control of the operation of each PE and the interconnec-
tion provides the reconfigurability. However, such fixed 
architectures have limitations in optimizing the cost and 
performance for various domains of application. Some 
researchers suggest a reconfigurable architecture in the 
form of a template to find an optimal design for a specific 
application domain [4][5]. 
Most design space exploration techniques previously 
suggested are limited to the configuration of the internal 
structure of a PE and the interconnection scheme. Such 
configuration techniques are in general good at obtaining 
high performance but require high hardware cost. This is 
mainly because even a primitive PE design should be 
equipped with basic functional resources to gain reason-
able performance. Moreover, adding a small functional 
block to a primitive PE design increases the total cost of 
the aggregate architecture increases a lot. To alleviate this 
problem, some templates permit heterogeneous PEs[5][6]. 
However, such heterogeneity bears strict constraints in 
the mapping of applications to PEs, resulting in negative 
effect on the performance. 
In this paper, we suggest a reconfigurable architecture 
template which has two key features. One is hardware 
cost reduction by sharing critical functional resources that 
occupy large area in the PEs and the other is critical path 
reduction by pipelining the critical resources. To implant 
these features into our template, we assume that the tem-
plate is based not on SIMD like execution [2] but on loop 
pipelining execution [7][8]. Although SIMD like execu-
tion is efficient for data parallel computation in that it 
saves configuration and data storage by regular execution, 
it is inflexible in that each PE cannot operate independ-
ently. In contrast, loop pipelining requires more storage 
to control each pipeline stage but it has more flexibility in 
selecting the operation of a PE. In addition, it can en-
hance the performance because it reduces the synchroni-
zation overhead to perform identical operations simulta-
neously. 
This paper is organized as follows. After mentioning the 
related work in Section 2, we describe our reconfigurable 
architecture template in Section 3. In Section 4, we pro-
pose a design flow to optimize the reconfigurable archi-
tecture to a specific application domain. We also describe 
the details of design space exploration for optimal re-
source sharing. We show the experimental results in Sec-
tion 5 and conclude with future work in the last section. 
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2    Related Work 
Many coarse-grained reconfigurable architectures are 
suggested as summarized in [1]. Among them, two di-
mensional mesh architectures have the advantage of rich 
communication resources for parallelism. Morphosys [2] 
consists of 8 x 8 array of Reconfigurable Cell coupled 
with Tiny_RISC processor. The array performs 16-bits 
operations including multiplication in SIMD style. It 
shows good performance for regular code segments in 
computation intensive domains but requires high hard-
ware cost. XPP configurable system-on-chip architecture 
[3] is another example. XPP has 4 x 4 or 8 x 8 recon-
figurable array and LEON processor with AMBA bus 
architecture. A processing element of XPP is composed 
of an ALU and some registers. Since the processing ele-
ments do not include heavy resources, the total hardware 
cost is not high but the range of applicable domains is 
restricted.
For more aggressive domain-specific optimization, tem-
plate based architectures are suggested. In ADRES tem-
plate [4], an XML-based architecture description lan-
guage is used to define the overall topology, supported 
operation set, resource allocation, timing, and even inter-
nal organization of each processing element. KressArray 
[5] also defines the exploration properties such as array 
size, interconnections, and functionality of certain proc-
essing elements. However, both templates do not support 
common resources shared among processing elements, 
thus some critical functional resources may have low 
utilization while occupying large area. 
3    Architecture Template 
3.1    Resource sharing 
We illustrate resource sharing between processing ele-
ments with matrix multiplication. We assume a general   
mesh-based coarse-grained reconfigurable array of PEs, 
where a PE is a basic reconfigurable element composed 
of an ALU, an array multiplier, etc. and the configuration 
is controlled by configuration cache. Each row of the 
array shares read/write-buses. Figure 1 shows the case of 
4x4 array with two read buses and one write-bus. 
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Figure 1.  4x4 reconfigurable Array. 
Consider two square matrices X and Y of order N. The 
output matrix Z is represented by:  
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where i, j = 0,1,…,N and C is a constant specified in the 
configuration cache. 
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Figure 2. The loop pipelining of a matrix multi-
plication of order 4. 
Assuming that equation (1) with N=4 is executed on the 
array shown Figure 1, the loop pipelining [7] schedules 
the operations as shown in Figure 2. The first row of Fig-
ure 2 represents the schedule time in cycle from the start 
of the loop and the first column represents the column 
number of the array. At the first cycle, all the PEs in the 
first column are loaded with the operands then perform 
multiplication at the second cycle. In the next two cycles, 
the PEs in the first column perform addition to obtain the 
sum of products, while the PEs in the next columns per-
form multiplication. Then multiplication is performed in 
the first column at the 5th cycle while the first multiplica-
tion is performed in the fourth column. 
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Figure 3. 8 multipliers sharing among 16 PEs. 
Because loop pipelining distributes the same operations 
over several cycles, there is no need for all PEs to have 
the same functional resources at the same time. This al-
lows the PEs in the same column or in the same row to 
share area-critical resources. For the 4x4 matrix 
multiplication example, since multipliers take much more 
area and delay compared to other resources, we classify 
them as critical  resources and other resources as 
primitive resources. The reconfigurable structure in our 
template can be one dimensional array, two-dimensional 
mesh, or other rectangular structure, where each PE has 
its own Bus switch to control the resource sharing. 
Figure 4 depicts the detailed connections about multi-
plier sharing. The two n-bit operands of a PE are con-
nected to the Bus switch. The dynamic mapping of a mul-
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tiplier to a PE is determined in compile time and the in-
formation is annotated to the configuration instructions. 
In run-time, the mapping control signal from the configu-
ration cache is fed to the Bus switch and the Bus switch 
decides where to route the operands. After the multiplica-
tion, the 2n-bit output is transferred from the multiplier to 
the original issuing PE via the Bus switch. 
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Figure 4. The connections between a PE and 
shared multipliers. 
3.2    Resource pipelining 
If there is a critical functional resource which has very 
long latency in a PE, the functional resource can be pipe-
lined to curtail the critical path. Resource pipelining has 
clear advantage in loop pipelining execution because het-
erogeneous functional units can run at the same time. 
Figure 5 shows this. In a general PE design, the latency is 
fixed by the critical path but in a pipelined PE design, the 
critical path is curtailed by the register insertion, so the 
latency can vary depending on the operation. Since het-
erogeneous operations are executed simultaneously in 
loop pipelining, some short latency operations can termi-
nate early and the total latency of the system may be re-
duced. 
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Figure 5. The critical path comparison between 
a general PE and a pipelined PE.
If a critical functional resource has both large area and 
long latency, the resource sharing and resource pipelining 
can be applied at the same time in such a way that the 
shared resource executes operation in several pipeline 
stages. If these two techniques are merged, the conditions 
for resource sharing are relaxed and so the critical re-
sources are utilized more efficiently. Figure 6 shows this 
situation. It is the scheduling for equation (1) when the 
multiplier is pipelined into two stages. It needs only 4 
multipliers to perform the execution without any stall 
whereas the scheduling of Figure 2 needs 8 multipliers. 
This is because two PEs sharing one pipelined multiplier 
can perform two multiplications at the same time using 
different pipeline stages. 
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Figure 6. The loop pipelining of a matrix multi-
plication when the multiplier is pipelined. 
4    Design Space Exploration 
Since our Resource Sharing and Pipelining (RSP) tech-
nique assumes any rectangular pipelining structure, our 
RSP design flow for domain-specific optimization is ap-
plicable to a generic array architecture template including 
many existing coarse-grained reconfigurable arrays. The 
RSP technique can be integrated into the refinement stage 
of the base design space exploration flow. The steps in 
the upper half of Figure 7 represent the generic design 
space exploration flow and those in the lower half repre-
sent our RSP flow. The upper half can be slightly differ-
ent depending on the specific base architecture. 
To extract critical loops which are to be executed on the 
reconfigurable architecture, profiling is performed over a 
set of applications in the target domain. When the critical 
loops are selected, the design space is explored to obtain 
an optimal base architecture. After the base architecture 
is determined, the selected critical loops are mapped on 
the configuration contexts. With the base architecture and 
the initial configuration contexts, RSP parameters are 
determined through the RSP design space exploration 
step.
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Figure 7. Design space exploration flow for 
RSP architecture template. 
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Our RSP template has the following principal parame-
ters for design space exploration: 
z The types of shared functional resources 
z The types of pipelined resources 
z The number of pipeline stages of the pipelined re-
sources
z The number of rows of the shared resources 
z The number of columns of the shared resources 
For an easy mapping of operations, we need to form a 
regular structure of shared resources. So the shared re-
sources are placed in line with the rows and/or columns 
of the reconfigurable structure. Thereby, the structure of 
the shared resources is represented by the number of rows 
and/or columns. 
The RSP design space exploration is based on the esti-
mation of the hardware cost and performance with the 
RSP parameters. If the hardware cost is too high or the 
performance is too low, such RSP design is rejected. 
Among the designs that satisfy the condition, only Pareto 
points are evaluated and then an optimal solution is se-
lected. Although accurate hardware cost of entire archi-
tecture is evaluated after RSP exploration, we can esti-
mate the hardware cost of an RSP design with pre-
synthesized architecture components during RSP explora-
tion. This is as follows : 
HWcost = {n×m×(Sh_PEarea+Regarea+SWarea)
+ Sh_Resarea×(n×shr+m×shc)} < n×m×PEarea (2)
where    
n, m : number of row, column 
PEarea : area of a PE with shared resource  
Sh_PEarea : area of a PE without shared resource 
Regarea : area of registers in a PE for pipelined operation 
SWarea : area of a bus switch
Sh_Resarea : area of a shared resource 
shr/shc : number of rows/columns of the shared resources 
Once the final RSP configuration context is obtained, 
we can evaluated the exact performance since the con-
figuration context has the information of the exact num-
ber of cycles required to execute the given kernel loop. 
However, the mapping and evaluation of all the candidate 
RSP designs are time-consuming. Therefore, in the RSP 
exploration stage, we use the upper bound for the per-
formance estimation. The upper bound is computed with 
the RSP parameters and the initial configuration contexts. 
In the case of RS, the number of operations that are to be 
executed on the critical resources is counted and com-
pared with the number of shared resources in every cycle. 
If the number of critical operations in a cycle is larger 
than the number of shared resources, it means that the 
shared resources are lacking in the cycle. Therefore, 
some stall cycles should be inserted to avoid the resource 
conflict – we call it RS stall. In addition, in the case of 
RP, the operations that are to be executed on the pipe-
lined resources take multiple cycles so the operations 
dependent on pipelined resources should be stalled to-
gether – we call it RP stall. So we approximate the entire 
number of stall cycles by RS stall and RP stall cycles. In 
reality, more cycles may stall depending on the character-
istics of the RSP structure, thus this approximation is an 
upper bound of the performance. 
The initial RSP configuration contexts are rearranged 
according to the RS and RP. We have two rules for the 
rearrangement. First, in the case of RS, shared resources 
are assigned to PEs in the order of loop iteration. There-
fore, if it lacks shared resources, the operations in later 
loop iterations are moved to the next cycle. Second, in 
the case of RP, since the operations on pipelined re-
sources take multiple cycles, other operations dependent 
on the output of pipelined resources have to be stalled 
together. Furthermore, in the case of consecutive pipe-
lined operations, overlapped cycles between the opera-
tions should be removed. In the case of RSP, the two 
rules are applied to the initial configuration contexts.  
5    Experimental Results 
5.1    Architecture specification  
We have determined the internal PE design as well as 
the array structure by analyzing the kernels and imple-
mented the base architecture with VHDL. The base archi-
tecture used in this experiment is similar to Morphosys, 
which has a two dimensional 8 x 8 mesh of PEs. Each of 
the PEs contains one ALU and one array multiplier. Our 
base architecture is different from Morphosys in that data 
memory have multiple read/write data buses and a con-
figuration cache is allocated to each PE. This is because 
our template assumes loop pipelining style execution 
while Morphosys assumes SIMD style execution. In ad-
dition, the bit-width of the data bus is extended to 16 and 
some interconnections between PEs are added to reduce 
data arrangement cycles. We evaluated area and delay 
cost of each component of a PE by RTL synthesis and the 
result is shown in Table 1. The array multiplier is a criti-
cal resource in both area and delay and thus we extract 
the multiplier from the PE design and arrange it to be the 
shared and pipelined resource. To make a two stage pipe-
lined version of the multiplier, we inserted a pipeline 
register into the multiplier. 
Table 1. Synthesis result of a PE 
Area Critical path delayComponent No. of slices Ratio Time(ns) Ratio
PE 910 100 25.6 100
Multiplexer 58 6.37 1.3 12.89
ALU 253 27.80 11.5 44.92
Array multiplier 416 45.71 19.7 76.95
Shift logic 156 17.14 2.5 17.58
bold number : the largest ratio among the components 
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5.2    Architecture evaluation 
For quantitative evaluation of RTL model from RSP ex-
ploration, we have used Synplify ProTM[9] as the RTL 
synthesis tool and Xilinx Virtex II 8M gates FPGA[10] as 
the target hardware. To demonstrate the effectiveness of 
our approach, we have compared three cases: base archi-
tecture, RS architecture, and RSP architecture. Figure 8 
shows four cases of resource sharing:  
1. one multiplier shared by 8 PEs in each row,  
2. two multipliers shared by 8 PEs in each row,  
3. two multipliers shared by 8 PEs in each row and 
one multiplier shared by 8 PEs in each column,  
4. two multipliers shared by 8 PEs in each row and 
two multipliers shared by 8 PEs in each column. 
The RTL synthesis results of these designs are shown in 
Table 2. Compared to the base architecture, we have re-
duced the area and delay by up to 42.8% and 34.69%, 
respectively.
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Figure 8. Four designs of RS/RSP architectures. 
Table 2. Synthesis result of various architec-
tures 
Area (No. of slices) Critical path delay(ns)Arch’ PE SW Array R(%) PE SW Array R(%)
Base 910 - 55739 0 25.6 - 26 0 
RS#1 10 32446 42.8 0.7 26.85 -4.88
RS#2 34 36816 34.05 1.2 27.97 -9.25
RS#3 55 40577 27.02 1.8 28.89 -11.11
RS#4 68 44768 19.69 2.0 30.23 -16.27
RSP#1 10 33249 40.35 0.7 16.72 34.69
RSP#2 34 38422 31.07 1.2 17.26 32.58
RSP#3 55 42987 22.88 1.8 18.21 29.97
RSP#4
489
68 47981 13.92
15.3 
2.0 18.83 27.58
R(%): Reduction ratio compared with Base architecture 
SW: Bus switch 
5.3    Performance evaluation 
We have applied several kernels of Livermore loops 
benchmark and representative loops in DSP applications 
to RS and RSP architectures. Table 3 shows the operation 
set and maximum multiplication number in a cycle of 
selected kernels. Table 4 shows that RSP Arch#2 sup-
ports all of the selected kernels of Livermore loops with-
out stall and gives the best performance. Table 5 shows 
performance evaluation of specific applications including 
2D-FDCT, SAD, MVM, and FFT, and RSP Arch#2 again 
supports all of the selected kernels. The performance 
evaluation results of Table 4 and 5 show that the best 
performance for individual kernels can be obtained with 
RSP#1 or RSP#2. Therefore we conclude that RSP archi-
tecture is more efficient than the base architecture in the 
aspect of area and delay. Furthermore, the shared re-
sources of RSP architectures are more utilized than RS 
architectures under same resource sharing condition - in 
the case of 2D-FDCT in H.263, RSP#2 has no stall but 
RS#2 has stall cycles of 6.  
Table 3. Kernels in the experiments 
Kernels Operation set Mult No.
*Hydro mult, add 6 
*ICCG mult, sub  4 
*Tri-diagonal mult, sub 4 
*Inner product mult, add 8 
*State mult, add 7 
2D-FDCT in H.263 enc mult, shift, add, sub 16 
SAD in H.263 enc abs, add 0 
Matrix-vector  
Multiplication mult, add 8 
Multiplication Loop 
 in FFT add, sub, mult 8 
*kernel : Livermore loop benchmark suite 
Mult No : maximum of multiplications mapped to array in a cycle 
mult : multiplication, add : addition, sub : subtraction, 
abs : absolute value, shift : bit shift operation 
The amount of performance improvement depends on 
the application. For example, compared to 2D-FDCT 
which has multiplications, we have achieved much more 
performance improvement with RSP architectures for 
SAD which has no multiplication. This is because the 
clock frequency has been increased by pipelining the 
multipliers. We cannot have that much speedup for ker-
nels with many multiplications since multiplications take 
multiple cycles in the RSP architectures. 
6    Conclusion 
Coarse-grained reconfigurable architectures are consid-
ered to be appropriate for embedded systems because it 
can satisfy both flexibility and high performance. Most 
reconfigurable architectures use regular structures com-
posed of computational primitives for parallel execution 
of multiple operations and flexible operation scheduling 
but such regular designs require many hardware re-
sources without regard to the characteristics of the appli-
cation domain. To overcome the limitation, we suggest a 
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novel reconfigurable architecture template which splits 
the computational resources into two groups: primitive 
resources and critical resources. Critical resources can be 
area-critical and/or delay-critical. Primitive resources 
compose the base reconfigurable array. Area-critical re-
sources are shared among the basic PEs. The number of 
shared resources is configurable according to the applica-
tion domain. Delay-critical resources can be pipelined to 
curtail the overall critical path so as to increase the sys-
tem clock frequency. In this way, our architecture tem-
plate can be used to achieve the goal of domain-specific 
optimization while keeping the regularity of the recon-
figurable array. 
In the experiments, the RTL synthesis results show that 
our resource sharing and pipelining can reduce the area 
and the critical path delay by up to 42.8% and 34.69% 
respectively compared to the base architecture and the 
benchmark evaluation reveals the performance enhance-
ment up to 35.7%. In this paper, we consider only hard-
ware cost and performance but the domain-specific opti-
mization may also be effective for reducing power con-
sumption. To verify the practicality of the proposed ap-
proach more seriously, we are currently working on im-
plementing H.264 encoder on our architecture template. 
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RS#2 38 1062.86 -7.58 6 39 1090.83 -7.58 0 19 531.43 -7.58 0 23 643.31 -7.58 0 
RS#3 32 924.48 -11.11 0 39 1126.7 -11.11 0 19 548.91 -11.11 0 23 664.47 -11.11 0 
RS#4 32 967.36 -16.27 0 39 1178.97 -16.27 0 19 574.37 -16.27 0 23 695.29 -16.27 0 
RSP#1 64 1070.08 -28.61 24 39 652.08 35.7 0 20 334.4 32.31 0 40 668.8 -11.83 13
RSP#2 40 690.4 17.01 0 39 673.14 33.61 0 20 345.2 30.12 0 27 466.02 22.07 0
RSP#3 40 728.4 12.45 0 39 710.19 29.96 0 20 364.2 26.27 0 27 491.67 17.78 0 
RSP#4 40 753.2 9.47 0 39 734.37 27.57 0 20 376.6 23.76 0 27 508.41 14.98 0 
 *MVM : Matrix Vector Multiplication 
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